INTRODUCTION
A sequential machine whose present output can be represented as a function of the present input and only the past/~ inputs and/~ outputs (/x: finite integer) is called a/x-finite memory machine. As treatments and representations of such machines are rather easy, and in this class two well-known classes, i.e., the class of definite (input memory) machines and the class of linear sequential machines are contained, this class of machines is very important.
The upper bound of /~ in /x-finite memory machines is discussed by Gill (1965) , Massey (1966) , Newborn (1967 Newborn ( , 1968 and Kambayashi et al. (1970) .
For the lower bound of/~, recently, Vairavan (1969) has shown (1) for every n, there exists a binary input n-ary output n-state finite memory machine with memory 1, and (2) for every /z there exists a binary input binary output 4"-state /~-finite memory machine. In this paper, machines satisfying the lower bound including nonbinary cases are shown, i.e., there exist (1) a p-ary input q-ary output (pq)"-state ix-finite memory machine, (2) strongly connected p-ary input q-ary output p"-state /~-input memory machine, and (3) a strongly connected p-ary input q-ary output q"-state /,-output memory machine.
DEFINITIONS
A Mealy-type sequential machine M can be defined as a system consisting of S, X, Y, 8, A and So, i.e., M = (S, X, I7, 3, A, So) , where S is the set of a finite number of states, i.e., S = {s 1 , s 2 ,..., s~}; X is the set of a finite number of input symbols, i.e., X = {xl, x~ ,..., x,}; Y is the set of a finite number of output symbols, i.e., Y = {y~, Y2 , ..., Yq};  and 8 is the next state function and A is the output function defined by the following equations:
where s(t), x(t) and y(t) are the state, the input and the output at time t (which is an integer). If we extend the state function 3 and the output function A over the set X* of all the input sequences (including the input sequence of length O) and the set Y* of all the output sequences (including the output sequence of length 0), respectively, then we have the following: 
where x(t), y(t) and s(t) denote the input, the output and the state at time t, respectively. When ixi equals 0, the machine is said to be an output memory one with output memory l% (ixo-OUtput memory). If y(t) is determined by an input sequence of finite length, that is,
the machine is said to be an input memory one with input memory /~i (/~-input memory or ixi-definite) (Gill, 1962) . For the upper bounds of the memory, the following theorem is known (Gill, 1962) :
If an n-state sequential machine is ixo-OUtput memory, then ixo <,. ½n(n -1).

If an n-state sequential machine is ix~-input memory, then ixi <._.n--1.
If an n-state sequential machine is ix-finite memory, then (8) (9) (10)
If a sequential machine is incompletely specified, then tz~ <~ ½n(n-1).
(11)
The existence of finite memory machines satisfying these upper bounds were discussed by Gill (1965) , Massey (1966) , Newborn (1967 Newborn ( , 1968 and Kambayashi et al. (1970) .
A state s i is recurrent if for any l/> 0, there exists an input sequence w of length l and sy ~ S such that s~ ~ 3(sj, w). A sequential machine is nondegenerable if all its states are recurrent (Vairavan, 1969) .
The lower bounds of memory is shown in Theorem 3.
THEOREM 3. (a) If a minimal nondegenerate n-state sequential machine with p input symbols and q output symbols is ix-finite memory, then
where [m] denotes the smallest integer not less than m (Vairavan, 1969 
For the lower bound, recently Vairavan (1969) has shown (1) for every n, there exists a minimal nondegenerate binary-input n-any output n-state finite memory machine with memory 1; and (2) for every k~ there exists a minimal nondegenerate binary-input binary-output 4~-state finite memory machine with memory /z. In the next section, machines satisfying the equalities of (12)- (14) including nonbinary cases will be shown.
FINITE ~V[EMORY MACHINES SATISFYING THE LOWER BOUNDS
In this section we show that for any positive integers/~, p, and q there exist (1) a minimal nondegenerate (pq)"-state/~-finite memory machine with p input symbols and q output symbols, (2) a minimal strongly connected p"-state/,-input memory machine with p input symbols and q output symbols, and (3) a minimal strongly connected q"-state /,-output memory machine with p input symbols and q output symbols.
An input-output sequence (oJ/v) of length/z is said to admit a state si if there exists a state sj such that
The following theorem is a generalization of the result obtained by Vairaran in the binary case (Vairaran, 1969) .
THEOREM 4. Two states admitted by two distinct input-output sequences of length tz in a i~-finite memory machine M are equivalent if and only if there exist two states si and s~ admitted by two different input-output sequences xlw/ ylv and x2w/ y2v of lenght t z such that
Vx e X, A(si, x) = A(sj, x).
Proof is omitted as it is almost the same as the one given by Vairavan. Sequential machines which satisfy the lower bound of Eq. (12) can be obtained by considering the shift register realization shown in Fig. 1 , where the combinational circuit is represented by
y(t) = g(x(t), x(t --/x), y(t --i~)).
( 17) ~f (xl t~, xl t-p), yl t-pl ) > " puf Fie. 1. A shift-register realization of a p-input q-output (pq)"-state finite memory machine with memory/~. THFOREM 5. The circuit in Fig. 1 
is nondegenerate if the following equation is satisfied for any x in X.
Y = {g(x, x 1 , yl) [ x 1 E X, y, e Y}. (18)
Proof. For any state st admitted by wxl/vy 1 , there exist x= in X and Y2 in Y from the assumption such that
Yl = g(xl , x~ , Y2)"
This shows that there exists a state s t admitted by x2w/y~v such that si = 8(sj, x~), Yl = a(sj, xl).
As s i is an arbitrary state, any state s i has its preceding state s~.
Q.E.D. From Theorems 4 and 5 we can obtain the following theorem.
THEOREM 6. If the following two conditions are satisfied, the machine in Fig. 1 is a reduced nondegenerate finite memory machine with minimum memory.
(1) There exist no input-output pairs xl/Yl and x2/Y2 satisfying 
y(t)
Proof. It is sufficient to construct a function g which satisfies Theorem 6. Table I shows such an example; it is composed ofp(q --1) columns which contain all 0 elements except only one i(1 ~< i ~< q --1), p --1 columns which contain 0 elements except two successive l's and one column of all 0's.
The number of columns is pq and obviously this table satisfies Theorem 6.
Q.E.D.
The class of nondegenerate sequential machines contains the class of strongly connected machines. In the cases of input memory and output memory machines we can show that there exist minimal strongly connected machines satisfying the lower bounds. The input-output relation of the required machine is given by
DEFINITION 9. Let the length of the register be tL and the number of output symbols be q in the circuit in Fig. 2 . If the period of the output sequence is q", the circuit is called an autonomous maximum period shift register circuit.
Combi nati onal ~-~ The function f required in this circuit is obtained by the following method:
(1) Obtain the maximum period sequence of period p" which contains any q-ary sequence of length/~ exactly once (see Gill, 1962) .
(2) As the subsequence of length/~ uniquely determines the next value of the sequence, we can determine f from this sequence. For example, in the case of q = 4 and/x = 2, the maximum period sequence is 
